Abstract
INTRODUCTION
The cost of testing VLSIs has been increasing with the rapid advances in semiconductor technology [1] . With increasing VLSI clock frequencies and scales, we must use more expensive testers over longer periods of time. Designs that provide testability such as scan design and built-in self-tests (BISTs), have been studied to reduce the amount of time we have to use these expensive testers. In terms of BISTs, a device under test integrates both a test pattern generator (TPG) and a test response compactor (TRC) [2] . As a result, we may be able to reduce the cost of including a tester [3] [4] [5] .
A linear feedback shift register (LFSR) is generally used for a TPG, and a multiple input signature register (MISR) is used for a TRC. A pseudo random pattern generator (PRPG) using an LFSR internally inputs test vectors to the circuit under test (CUT). However, to achieve high single stuck-at fault coverage, such as 95%, requires a long time for testing. Many studies have been done and these have reported on ways to overcome this difficulty.
Weighted pseudo random testing puts test vectors into the CUT, where each bit of the vectors has weighted probabilities of "0" or "1", so that it can detect more faults than the original pattern [6] [7] . Another technique to improve testability and observability is to insert control and observation points [8] [9] . Inserting test points however, changes the CUT structure resulting in signal delay in the test. Dostie et al. also proposed a scan BIST structure to enhance CUT testability [10] .
Although these techniques are useful, it is quite difficult for us to accomplish high fault coverage with limited test length. Consequently, mixed mode BISTs have been proposed, combining pseudo-random tests along with testcube information [3, 11, 12] . Reseeding of LFSRs has also been proposed. This can utilize encoded testcubes because the number of specified bits in a testcube is generally smaller than the length of the scan chain. Using this method, we require an LFSR with (s + 20) bits to encode a testcube for s specified bits with a probability of 1 -10 -6 . The MP-LFSR decodes testcubes using multiple polynomials [13] . This method requires us to use an (s + 4)-bit MP-LFSR to encode a testcube with s specified bits. Bit flipping BISTs [14] and bit-fix BISTs [15] find a test pattern from the LFSR that is similar to the testcubes. Then, the test vector from the LFSR is flipped or has some bits fixed to it to match the testcube. These techniques require additional circuits. For reseeding BISTs, bit-flipping BISTs and bit-fix BISTs, many faults can easily be detected using pseudo-random tests with, for example, 10,000 LFSR patterns. Then, random-pattern-resistant faults are detected by the reseeded, bit-flipped or bit-fixed vectors. Additional seeds can be added by an external tester or an internal read only memory (ROM) and additional flipping or fixing functions can be implemented in an internal programmable logic array. Consequently, test costs increase when many random-pattern-resistant faults remain, because we require a longer test application time or a large number of additional circuits. It is quite important to reduce the number of undetected faults, after pseudo-random testing. One possible way to do this is to select the "seed" very carefully. Several procedures to select seeds have already been studied [16] [17] [18] [19] [20] [21] . Bayraktaroglu et al. examined the PRPG structure and selection approaches [16] . Lempel et al. proposed an LFSR seed-selecting algorithm that used the theory of discrete logarithms [17] . The technique Fagot et al. used [18] estimates test quality by using the Hamming distance between the testcube and the test pattern that is output from the LFSR for a bit-flipping BIST. In Fagot et al.'s later study [19] , fault simulation computes an efficient LFSR seed which outputs the test sequence including a testcube. To reduce test application time, Stroele et al. used a reseeding method and reverse order simulation [20] . Basturkmen et al. proposed a BIST based on the Markov source [21] and it can achieve high fault coverage.
In this work, we propose a procedure that selects the LFSR seed to improve random-pattern-test quality. The technique is based on vector representation over ) 2 ( m 
GF
. We also propose a technique of selecting a seed that can achieve target fault coverage with minimum test length for a given polynomial. We propose an additional technique of seed selection that can achieve maximum fault coverage for a given test length and for a given polynomial. In other words, the number of undetected faults is reduced to a minimum. Although the above techniques require prior off-line calculation, they considerably improve pseudo-random testing without the need to change circuits in the CUT. When these techniques are applied to a mixed-mode BIST such as reseeding, bit-flipping or bit-fixing, the amount of additional circuits is reduced. The proposed seed-selection techniques are able to be applied not only to typical LFSRs but also to other types of PRPGs such as CA based PRNGs [22] , GLFSRs [23] and PRPGs with phase shifters [24] .
DEFINITIONS
A PRPG based on an LFSR generates a test pattern sequence after setting a seed. We first applied the method to the test-per-clock BIST structure in Fig. 1 , where the CUT is a combinational circuit. In a later section, we will consider test-per-scan BISTs. Once an LFSR seed is established, then the succeeding output test sequence is uniquely determined. In this manuscript, we consider single stuck-at faults.
The LFSR in Fig. 1 
can be computed by fault simulations. For a given CUT, fix n , and LFSR, there is at least one seed that detects fix n faults with a minimum test length. We call this the minimum test length seed
and its index is termed * i , that is,
LFSR SEED AND OUTPUT TEST PATTERN SEQUENCE
In this section, we assume that the test-per-clock BIST has been used in the s386 circuit, which is one of the ISCAS'89 benchmark circuits. This circuit has 13 inputs. Figure 2 shows test lengths where 100% fault coverage is achieved as a function of each seed index. The number of detectable faults for the s386 is 384. For example, ) 384 , ( 0 α L = 1783. The relationship between seeds and test lengths when using LFSR test-per-clock testing is in Fig. 2 . That is to say, when an index i is increased to ( ) 
. Similarly, the set of faults detected by 6 patterns from 2 α to 7 α includes all the faults detected
then , α does not include all the faults detected by 3 α , that is,
then the test length for seed
, gets longer. In the example in Fig. 3 , the test length for 4 α is 10. The minimum test length * l is the minimum value of all the minimal test lengths. In Fig. 3, seed   3 α is the minimal test-length seed and the corresponding minimal test length is 5.
In Fig. 2 
SEED-SELECTION ALGORITHM FOR TEST-PER-CLOCK BIST
We will describe the algorithm used to select the minimum test-length seed by using an example. The algorithm consists of two steps. "
Step A" was used to find the minimal test length and "
Step B" was used to find if there was a shorter minimal test length.
4.1.
Step A For current index i , we need to find the "next" index of minimal test length seed min i that is greater than i . First, calculate test length l for seed
. Next, apply the reverse order pattern [20] and calculate ) , (
. The value obtained is the minimal test length min l , because the following equations hold:
and
The index min i that attains the minimal test length min l is min min 
4.2.
Step-B In
Step-B, we try to find a minimal test length shorter than that found through the seed detected by Step-A.
The Step-B-1. Next, we calculate the index whereby it is possible to achieve target fault coverage using the shorter test length in Step-B-2. In Step-B-2, we use the properties of (a), and (b) in the previous section. This is because the following expressions hold:
This equation indicates that the seeds for the index between i and min l l i − + are not candidates for minimal test lengths that are shorter than the min l calculated in the previous Step-A. Thus, the current index i is updated as
Then, calculate the test length l for the new seed
Step-B-3. If the test length l is shorter than min l , then the minimal test length can be calculated using Step-A. Otherwise, try to find the next possible index that has a shorter test length by repeatedly applying Step-B-2.
The above calculation is continued while index i is shorter than 
Therefore seeds from . In the figure, the test length l is 4. If we use a seed whose index is more than 10, there is a possibility that the test length will be shorter than 4. In this case, Step-A is applied.
In Since the number of inputs for the s386 benchmark is 13, an exhaustive search for the minimum test length is possible to compute for a given LFSR. Using this approach, the process time required was about 40 minutes on an AT-compatible PC (Pentium 3, 1 GHz clock with 256-MB memory). In contrast, the calculation time for the proposed method is about 4 seconds. Step-B-1
Step-B-2
Step-B-3 Step-B-1
Step-B-3 
SEED-SELECTION ALGORITHMN FOR TEST-PER-SCAN BISTS
The test-per-scan BIST in Fig. 7 is said to be more practical. The test pattern from the PRPG changes depending on the seeds, similar to the test-per-clock architecture in Fig.  1 .
Consider an m -bit LFSR and one k -bit scan chain. The PRPG outputs k bit test patterns 
To put it differently, the seeds are expressed as
It is desirable for ( 1 2 − m ) and k to be prime. Otherwise, we need to add dummy flip-flops to the scan chain to satisfy this condition. There is an example in Fig 8, Let us introduce function ) , ( 
In the following, we term j as the seed number for j β . By slightly modifying the algorithm described in the previous section, the seed can be selected for test-per-scan BISTs. To put it another way, in this section the target number of detected faults is dynamically updated for the given fixed test length fix l . This technique selects a seed that maximizes the number of detected faults with a limited length of test patterns.
The algorithm consists of Step-A*, which calculates the tentative target number of detected faults with test length fix l , and Step-B*, which examines whether there is a seed that can detect more faults.
In
Step-A*, the number of faults detected with seed j β is first calculated for test length fix l by means of function
. We consider the number obtained, t n , as the tentative target number of detected faults for the following steps. Next, the minimal test length min l for t n is calculated using ) , (
. The seed number min j corresponding to the minimal test length is min l l j fix − + .
Step-A* is repeated, until the test length l of seed Figure 9 has an algorithm to select seeds that can detect the maximum number of faults through a PASCAL-like description.
procedure SEARCH_JSTAR begin j := 0; repeat repeat 
EXPERIMENTAL RESULTS
The procedure in the previous section applied to benchmark circuits. The computer we used in this section is an IBM e-server pSeries 690 with single processor class nodes. We considered the BIST structure in Fig. 7 , that is, a test-per-scan BIST using an LFSR and one scan chain. We used one hundred 16-bit and twenty 20-bit LFSRs because of computational requirements. These LFSRs were applied to the ISCAS'85 circuits and the combinational circuits of the ISCAS'89 benchmark. We used the 16-bit seed "0000000000000001" and the 20-bit seed "00000000000000000001" and these seeds were expressed as 0 β .
Minimum Test Length for 100% fault coverage
First, we selected a seed that could achieve the minimum length to cover 100% of faults using a test-per-scan BIST with a 16-bit LFSR. Table 2 lists the results for some of the ISCAS'85 and ISCAS'89 circuits. We selected seeds using 100 primitive polynomials for each circuit. The first column has the circuit name, the next, " ph N ", is the number of polynomials out of 100 which could achieve 100% fault coverage. The third and fourth columns show the average and minimum test lengths using seed 0 β for ph N polynomials. The fifth and sixth columns have the average and minimum test lengths using our proposed method for ph N polynomials. The CPU time is in the seventh column.
For example, for the c432 benchmark, 100% fault β as the seed, the average test length is 9,992, and the minimum test length is 508 for these 94 polynomials. Using the method we propose, the average test length is 3,841, and the minimum test length is 301. The CPU time for one polynomial is 51 seconds. There was no polynomial that attained 100 % fault coverage for the c2670 and c7552 benchmarks.
We could reduce the test lengths to 60% compared with those using seed 0 β by applying our procedure, except for the c2670 and c7552 benchmarks. 100  1041  508  400  301  38  c880  94  9992  3388  3841 2041  51  c1355  100  2612  1485  1157  901  47  c1908  97 10350  4332  4336 2892  50  c2670  0  -----c3540  85 26437 11143  9734 4316  67  c5315  94  3442  1576  1316  983  196  c6288  100  129  55  45  39  272  c7552  0  -----s444  100  536  136  141  94  25  s526  91 15863  4707  6427 3082  23  s820  92 20779 10386  11641 6960  27  s832  92 20594 10386  11250 6960  28  s953  68 34314 Table 3 lists the results for the c7552 benchmark with a hundred 16-bit primitive polynomials. The first column is the fixed test length fix l . The second and third columns show the average and the minimum number of undetected faults using seed 0 β . The fourth and fifth columns have the average and minimum number of undetected faults using the proposed method. The sixth column shows the CPU time for one polynomial.
For fix l = 1,000 and seed 0 β the average number of undetected faults is 461, and the minimum is 404. In contrast, the average and minimum number of undetected faults using the proposed technique are 388 and 345, respectively. As shown in Table 3 , the number of undetected faults is reduced for fix l = 1,000. The average CPU time for one polynomial is 472 seconds.
For seed 0 β with 10,000 patterns, the minimum number of undetected faults is 238 for a hundred 16-bit primitive polynomials. Using our seed technique, the minimum is 234. In this case, we could hardly find any improvement, because the fixed test length was too long for the length of the LFSR sequence. We selected seeds for the c7552 benchmark with twenty 20-bit primitive polynomials. The results are in Table 4 . For seed 0 β with 10,000 patterns, the minimum number of undetected faults is 270. Compared with 16-bit polynomials, the minimum number of undetected faults has increased. In this case, trying many polynomials such as 100 for seed 0 β is more effective than increasing the number of polynomial bits. Using our seed technique, the average is 243, and the minimum is 227 obtained through only 20 polynomials. 
CONCLUSION
In this paper, we proposed a technique for selecting the LFSR seeds used in VLSI BISTs, for a given primitive polynomial, to improve test quality, such as, decreasing test length and increasing the number of detected faults. First, we presented an algorithm for a test-per-clock BIST from which a seed was derived that has a minimum test length to cover the target fault. Next, we presented an algorithm for a test-per-scan BIST from which a seed was derived that detected the maximum number of faults with a fixed test length.
We applied the techniques to the ISCAS'85 benchmark circuits and combinational parts of the ISCAS'89 benchmark circuits. The experimental results, using the first algorithm obtained a test length that provided 100% fault coverage. This reduced test lengths down to 60% for seed 0 β = 01 00 ⋅ ⋅ ⋅ . We applied the second algorithm to the c7552 benchmark circuit using a 20-bit LFSR. For a test length of 10,000 LFSR patterns, the minimum number of undetected faults was 227, while that for seed 0 β was 270. This means that 43 more faults could be detected by only changing the seed. Although this method requires off-line calculation, the test-application time can be reduced for a given fault coverage, or the number of undetected faults can be reduced without the need for additional hardware. The fewer undetected faults remaining, the fewer additional circuits required. Thus, the proposed seed selection algorithms can be applied not only to conventional BISTs but also mixed-mode BISTs such as those with reseeding, bit-flipping, and bit-fixing.
